

WHAT IS CLAIMED IS:

1. A semiconductor device comprising:
a dummy pattern for alleviating for a difference in density in an
arranged pattern;
a power-supply wire; and
5 a ground wire;
wherein said dummy pattern is electrically connected to a reference
wire which is either said power-supply wire or said ground wire.

2. The semiconductor device according to claim 1, wherein electrical
connection between said dummy pattern and said reference wire is made
through paths formed by a process including a first step of:

setting all said dummy patterns as unconnected dummy patterns,
5 and a second step of:

retrieving any said unconnected dummy patterns that overlap each
other and are adjacent to each other in an up and down direction with not
less than a predetermined distance using a target wire which is either said
reference wire or wires having the same electrical potential as said
10 reference wire as the starting point,

in the case when, as a result of said retrieval, any of such said
unconnected dummy patterns are detected, recognizing these as adjacent
dummy patterns and providing an interlayer connection between said
target wire and said adjacent dummy patterns, as well as changing the
15 setting of said adjacent dummy patterns as non-unconnected dummy
patterns with said adjacent dummy patterns being set as those having the
same electric potential as said target wire,

recursively repeating said second step with respect to all said
reference wires and those wires having the same electrical potential as said
20 reference wire,

in place of said reference wire, with the other of said power-supply
wire and said ground wire being newly used as a reference wire, recursively
repeating said second step with respect to all said reference wires and those

wires having the same electrical potential as said reference wire.

3. A designing method of a semiconductor device which is a method for generating dummy patterns so as to eliminate a difference in density in a wiring pattern based upon wiring layout information that has been provided, and for electrically connecting said dummy patterns and said
5 reference wire with one of a power-supply wire and a ground wire being used as a reference wire based upon layout information of power-supply wire and ground wire that have been supplied, is provided with a process including a first step of:

10 setting all said dummy patterns as unconnected dummy patterns, and a second step of:

retrieving any said unconnected dummy patterns that overlap each other and are adjacent to each other in an up and down direction with not less than a predetermined distance using a target wire which is either said
15 reference wire or wires having the same electrical potential as said reference wire as the starting point,

in said case when, as a result of said retrieval, any of such said unconnected dummy patterns are detected, recognizing these as adjacent dummy patterns and providing an interlayer connection between said
20 target wire and said adjacent dummy patterns, as well as changing the setting of said adjacent dummy patterns as non-unconnected dummy patterns with said adjacent dummy patterns being set as those having the same electric potential as said target wire,

25 recursively repeating said second step with respect to all said reference wires and those wires having the same electrical potential as said reference wire,

30 in place of said reference wire, with the other of said power-supply wire and said ground wire being newly used as said reference wire, recursively repeating said second step with respect to all said reference wires and those wires having the same electrical potential as said reference wire; thus, connection path information on each of dummy patterns and either of said power-supply wire and said ground wire is directed.

4. A designing method of a semiconductor device comprising steps of:

carrying out the designing method of a semiconductor device according to claim 3, after a layout designing job, and

5 executing a design rule check, a coincident inspection between a circuit diagram and a layout, and calculations on capacitance and resistance of wiring.

5. A designing device of a semiconductor device comprising:

a dummy pattern generation means for generating dummy patterns so as to eliminate a difference in density in a wiring pattern based upon wiring layout information that has been provided;

5 an unconnected dummy pattern setting means for setting all said dummy patterns as unconnected dummy patterns so as to electrically connect said dummy patterns and said reference wire with one of a power-supply wire and a ground wire being used as a reference wire based upon layout information of a power-supply wire and a ground wire that has been supplied;

10 a first recursive process executing means which retrieves any said unconnected dummy patterns that overlap each other and are adjacent to each other in an up and down direction with not less than a predetermined distance using a target wire which is either said reference wire or wires having the same electrical potential as said reference wire as the starting point for a dummy pattern connection process,

15 which in said case when, as a result of said retrieval, any of such unconnected dummy patterns are detected, recognizes these as adjacent dummy patterns and provides an interlayer connection between said target wire and said adjacent dummy patterns, as well as changing the setting of said adjacent dummy patterns as non-unconnected dummy patterns with said adjacent dummy patterns being set as those having said same electric potential as said target wire,

20 which recursively repeats said sequence of jobs with respect to all said reference wire and those wires having the same electrical potential as

30

1879	1880	1881	1882	1883	1884	1885	1886	1887	1888	1889	1890
1891	1892	1893	1894	1895	1896	1897	1898	1899	1900	1901	1902
1903	1904	1905	1906	1907	1908	1909	1910	1911	1912	1913	1914
1915	1916	1917	1918	1919	1920	1921	1922	1923	1924	1925	1926
1927	1928	1929	1930	1931	1932	1933	1934	1935	1936	1937	1938
1939	1940	1941	1942	1943	1944	1945	1946	1947	1948	1949	1950
1951	1952	1953	1954	1955	1956	1957	1958	1959	1960	1961	1962
1963	1964	1965	1966	1967	1968	1969	1970	1971	1972	1973	1974
1975	1976	1977	1978	1979	1980	1981	1982	1983	1984	1985	1986
1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998
1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010
2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022
2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034
2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046
2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058
2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070
2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082
2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094
2095	2096	2097	2098	2099	2100	2101	2102	2103	2104	2105	2106
2107	2108	2109	2110	2111	2112	2113	2114	2115	2116	2117	2118
2119	2120	2121	2122	2123	2124	2125	2126	2127	2128	2129	2130
2131	2132	2133	2134	2135	2136	2137	2138	2139	2140	2141	2142
2143	2144	2145	2146	2147	2148	2149	2150	2151	2152	2153	2154
2155	2156	2157	2158	2159	2160	2161	2162	2163	2164	2165	2166
2167	2168	2169	2170	2171	2172	2173	2174	2175	2176	2177	2178
2179	2180	2181	2182	2183	2184	2185	2186	2187	2188	2189	2190
2191	2192	2193	2194	2195	2196	2197	2198	2199	2200	2201	2202
2203	2204	2205	2206	2207	2208	2209	2210	2211	2212	2213	2214
2215	2216	2217	2218	2219	2220	2221	2222	2223	2224	2225	2226
2227	2228	2229	2230	2231	2232	2233	2234	2235	2236	2237	2238
2239	2240	2241	2242	2243	2244	2245	2246	2247	2248	2249	2250
2251	2252	2253	2254	2255	2256	2257	2258	2259	2260	2261	2262
2263	2264	2265	2266	2267	2268	2269	2270	2271	2272	2273	2274
2275	2276	2277	2278	2279	2280	2281	2282	2283	2284	2285	2286
2287	2288	2289	2290	2291	2292	2293	2294	2295	2296	2297	2298
2299	2300	2301	2302	2303	2304	2305	2306	2307	2308	2309	2310
2311	2312										